Login
Task S.8b: a Cortex-M0 machine in Glint’s QEMU
Login

Branch: slice/S.8b. Commit only there; never to trunk.

Read first:

These facts were checked in QEMU 11.1.2's source:

Claim. Glint's qemu-system-aarch64 also runs QEMU's microbit machine, so Cortex-M0 code can be run and checked on x86-1 with the QEMU Glint builds.

Passage. S.8's demonstration: emitted code is "run on qemu_cortex_m0".

Make:

Demonstration. bin/glint-qemu aarch64 rebuilds; the minikconf and inventory specs pass with QEMU_SRC set; the new spec passes; and bin/glint-run aarch64 is not affected (it can't build aarch64 images on x86-1 yet, so say so rather than claim it). Report the binary's size before and after.

Constraints. Only the sources the selection needs. No change to the x86_64 binary. crystal tool format --check passes.